## HS-565ARH

## Radiation Hardened High Speed, Monolithic Digital-to-Analog Converter

## Features

- Devices QML Qualified in Accordance with MIL-PRF-38535
- Detailed Electrical and Screening Requirements are Contained in SMD\# 5962-96755 and Harris' QM Plan
- DAC and Reference on a Single Chip
- Pin Compatible with AD-565A and HI-565A
- Very High Speed: Settles to 0.50 LSB in 500ns Max
- Monotonicity Guaranteed Over Temperature
- 0.50 LSB Max Nonlinearity Guaranteed Over Temperature
- Low Gain Drift (Max., DAC Plus Reference) 50ppm $/{ }^{\circ} \mathrm{C}$
- Total Dose Hardness to 100K RAD
- $\pm 0.75$ LSB Accuracy Guaranteed Over Temperature ( $\pm 0.125$ LSB Typical at $+25^{\circ} \mathrm{C}$ )


## Applications

- High Speed A/D Converters
- Precision Instrumentation
- Signal Reconstruction


## Description

The HS-565ARH is a fast, radiation hardened 12-bit current output, digital-to-analog converter. The monolithic chip includes a precision voltage reference, thin-film R-2R ladder, reference control amplifier and twelve high-speed bipolar current switches.
The Harris Semiconductor Dielectric Isolation process provides latch-up free operation while minimizing stray capacitance and leakage currents, to produce an excellent combination of speed and accuracy. Also, ground currents are minimized to produce a low and constant current through the ground terminal, which reduces error due to code-dependent ground currents.
HS-565ARH die are laser trimmed for a maximum integral nonlinearity error of $\pm 0.25$ LSB at $+25^{\circ} \mathrm{C}$. In addition, the low noise buried zener reference is trimmed both for absolute value and minimum temperature coefficient.

Functional Diagram


## Ordering Information

| PART NUMBER | TEMPERATURE RANGE | SCREENING LEVEL | PACKAGE |
| :--- | :---: | :---: | :--- |
| 5962R9675501VJC | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MIL-PRF-38535 Level V | 24 Lead SBDIP |
| 5962R9675501VXC | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MIL-PRF-38535 Level V | 24 Lead Ceramic Flatpack |
| HS1-565ARH (SAMPLE) | $+25^{\circ} \mathrm{C}$ | Sample | 24 Lead SBDIP |
| HS9-565ARH (SAMPLE) | $+25^{\circ} \mathrm{C}$ | Sample | 24 Lead Ceramic Flatpack |

## Pinouts

HS1-565ARH
MIL-STD-1835 CDIP2-T24
(SBDIP)
TOP VIEW


H59-565ARH
MIL-STD-1835 CDFP4-F24 (CERAMIC FLATPACK)

TOP VIEW


Absolute Maximum Ratings


## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| SBDIP Package................. | 60 | 17 |
| Ceramic Flatpack Package | 80 | 15 |

Maximum Package Power Dissipation at $+125^{\circ} \mathrm{C}$
SBDIP Package
0.83W

Ceramic Flatpack Package . . . . . . . . . . . . . . . . . . . . . . . . . . 0.62 W
If Device Power Exceeds Package Dissipation Capability, Provide Heat Sinking or Derate Linearly at the Following Rate:

| SBDIP Package | $16.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Ceramic Flatpack Package | $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Operating Conditions

| Operating Voltage Range (VCC) | +11.4V to +16.5V | Digital Input Low Voltage. | V to +0.8 V |
| :---: | :---: | :---: | :---: |
| Operating Voltage Range (VEE). | -11.4V to -16.5V | Digital Input High Voltage | +2.2 V to +5.5 V |
| Operating Temperature Rang | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETERS | SYMBOL | CONDITIONS | $\begin{aligned} & \text { GROUPA } \\ & \text { SUB- } \\ & \text { GROUP } \end{aligned}$ | TEMPERATURE | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| Resolution |  | $\begin{aligned} & \text { VSSD }=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | - | 12 | Bits |
| Accuracy | ILE | $\begin{aligned} & \hline \text { VSSD }=\text { VSSA }=0 \mathrm{~V}, \\ & \text { VCC }=+15 \mathrm{~V}, \text { VEE }=-15 \mathrm{~V}, \\ & \text { Error Relative to Full Scale } \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.125$ | $\pm 0.75$ | LSB |
| Digital Input High Current | IIH | $\begin{aligned} & \text { VSSD }=\mathrm{VSSA}=0 \mathrm{~V}, \mathrm{VIN}=5.5 \mathrm{~V} \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 0.01 | +1.0 | $\mu \mathrm{A}$ |
| Digital Input Low Current | IIL | $\begin{array}{\|l} \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \mathrm{~V}_{\mathbb{I N}}=0 \mathrm{~V} \\ \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{array}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -20 | -2.0 | - | $\mu \mathrm{A}$ |
| Differential Nonlinearity | DLE | $\begin{aligned} & \hline \text { VSSD }=\text { VSSA }=0 \mathrm{~V}, \\ & \text { VCC }=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ & +25^{\circ} \mathrm{C} \text { (Monotonicity } \\ & \text { Guaranteed Over Temp) } \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.25$ | $\pm 0.50$ | LSB |
| Power Supply Currents VCC | ICC | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 9.0 | 11.8 | mA |
| VEE | IEE | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -14.5 | -9.5 | - | mA |
| Reference Output Voltage | Ref Out | $\begin{array}{\|l} \hline V S S D=\mathrm{VSSA}=0 \mathrm{~V}, \\ \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{array}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 9.9 | 10 | 10.1 | V |
| Reference Output Current | IREF | $\begin{aligned} & \text { VSSD }=\text { VSSA }=0 \mathrm{~V}, \\ & \text { VCC }=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ & \text { Available for external loads } \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.5 | 2.5 | - | mA |
| Output Current Unipolar | lout1 | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ & \text { All Bits On } \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -1.6 | -2.0 | -2.4 | mA |
| Bipolar | IOUT2 | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ & \text { All Bits On or Off } \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 0.8$ | $\pm 1.0$ | $\pm 1.2$ | mA |

Specifications HS-565ARH
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

| PARAMETERS | SYMBOL | CONDITIONS | $\begin{aligned} & \text { GROUPA } \\ & \text { SUB- } \\ & \text { GROUP } \end{aligned}$ | TEMPERATURE | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| Output Offset Unipolar | VOS | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \\ & \text { Figure } 3, \mathrm{R} 2=50 \Omega \text { Fixed } \\ & \hline \end{aligned}$ | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.01$ | $\pm 0.05$ | $\begin{aligned} & \text { \% of } \\ & \text { F.S. } \end{aligned}$ |
| Bipolar | BPOE | $\text { VSSD }=\text { VSSA }=0 \mathrm{~V},$ $\mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V},$ <br> R3 and R4 $=50 \Omega$ Fixed Figure 4 | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.05$ | $\pm 0.15$ | $\begin{aligned} & \hline \text { \% of } \\ & \text { F.S. } \end{aligned}$ |
| Power Supply Gain Sensitivity VCC | +PSS | Note 3 | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 3 | 10 | $\begin{aligned} & \text { ppm of } \\ & \text { F.S./\% } \end{aligned}$ |
| VEE | -PSS | Note 3 | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 15 | 25 | $\begin{array}{\|l\|} \hline \text { ppm of } \\ \text { F.S. } \% \end{array}$ |
| Temperature Coefficients Unipolar Zero |  | With Internal Reference | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 1 | 2 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero |  | With Internal Reference | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 5 | 20 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain (Full Scale) |  | With Internal Reference | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 10 | 50 | ppm $/{ }^{\circ} \mathrm{C}$ |
| External Adjustments | AE | Fixed $50 \Omega$ Resistor for R2 Figures 3 | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.10$ | $\pm 0.25$ | $\begin{aligned} & \text { \% of } \\ & \text { F.S. } \end{aligned}$ |
| Gain Error | BPAE | Fixed $50 \Omega$ Resistor for R3 and R4, Figure 4 | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.10$ | $\pm 0.25$ | $\begin{aligned} & \hline \text { \% of } \\ & \text { F.S. } \end{aligned}$ |
| Bipolar Zero Error | BPZE | Fixed $50 \Omega$ Resistor for R3 and R4, Figure 4 | 1, 2, 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | $\pm 0.05$ | $\pm 0.10$ | $\begin{aligned} & \text { \% of } \\ & \text { F.S. } \end{aligned}$ |

NOTES:

1. All voltages referenced to $\mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}$
2. Unless otherwise specified $\mathrm{VCC}=+15 \mathrm{~V}$ and $\mathrm{VEE}=-15 \mathrm{~V}$.
3. The Power Supply Gain Sensitivity is tested in reference to a $\mathrm{VCC}=+15 \mathrm{~V}$ and $\mathrm{VEE}=-15 \mathrm{~V}$.

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
Table 2 Intentionally Left Blank. See AC Specifications in Table 3
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETERS | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| Output Capacitance | COUT | $\mathrm{f}=1 \mathrm{MHz}$ | 1, 2 | $+25^{\circ} \mathrm{C}$ | - | 20 | - | pF |
| Output Compliance Voltage |  |  | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -1.5 | - | 10 | V |
| Programmable Output Ranges |  |  | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 | - | 5 | V |
|  |  |  | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -2.5 | - | 2.5 | V |
|  |  |  | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 | - | 10 | V |
|  |  |  | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -5 | - | 5 | V |
|  |  |  | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | -10 | - | 10 | V |
| Gain Adjustment Range |  | Figures 3, 4 | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 0.25$ | - | - | $\begin{aligned} & \hline \text { \% of } \\ & \text { F.S. } \end{aligned}$ |
| Bipolar Zero Adjustment Range |  | Figure 4 | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 0.15$ | - | - | $\begin{aligned} & \hline \text { \% of } \\ & \text { F.S. } \end{aligned}$ |
| Reference Input Impedance | RREF | $\begin{array}{\|l} \hline \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V},-15 \\ \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{array}$ | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 15K | 20K | 25K | $\Omega$ |
| Output Resistance | ROUT | $\begin{array}{\|l\|} \hline \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ \text { Exclusive of Span Resistors } \end{array}$ | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.8K | 2.5 K | 3.2K | $\Omega$ |

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

| PARAMETERS | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| Settling Time (Note 3) | TS1 | $\begin{aligned} & \hline \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ & \text { High Z External Load } \\ & \hline \end{aligned}$ | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 350 | 500 | ns |
|  | TS2 | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V}, \\ & 75 \Omega \text { External Load } \end{aligned}$ | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 150 | 250 | ns |
| Full Scale Transition Rise Time | TRISE | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{aligned}$ | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 15 | 30 | ns |
| Fall Time | TFALL | $\begin{aligned} & \mathrm{VSSD}=\mathrm{VSSA}=0 \mathrm{~V}, \\ & \mathrm{VCC}=+15 \mathrm{~V}, \mathrm{VEE}=-15 \mathrm{~V} \end{aligned}$ | 1 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | - | 30 | 60 | ns |

NOTES:

1. The parameters listed in Table 3 are controlled via design or process and are not tested. These parameters are characterized upon initial design release.
2. 24 lead DIP package only.
3. Reference the Settling Time discussion and Figure 3.

TABLE 4. POST 100 K RAD ELECTRICAL PERFORMANCE
Post 100K RAD Electrical Performance Is Per Table $1\left(+25^{\circ} \mathrm{C}\right.$ Only) Except As Follows:

| PARAMETER | SYMBOL | CONDITIONS: + $\mathbf{2 5}^{\circ} \mathrm{C}$ ONLY | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| DIGITAL INPUTS |  |  |  |  |  |
| Low Current | IIL | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ | -40 | - | $\mu \mathrm{A}$ |
| Low Voltage | $\mathrm{V}_{\text {IL }}$ | (Note 1) | - | 0.5 | V |
| High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | (Note 1) | 2.5 | - | V |
| UNIPOLAR |  |  |  |  |  |
| Full Scale Error | AE | Figure 3, R2 = $50 \Omega$ Fixed | - | $\pm 0.85$ | \% of F.S. |
| BIPOLAR |  |  |  |  |  |
| Offset Error | BPOE | Figure 4, R3 and R4 $=50 \Omega$ Fixed | - | $\pm 0.25$ | \% of F.S |
| Zero Error | BPZE | Figure 5, R3 and R4 $=50 \Omega$ Fixed | - | $\pm 0.25$ | \% of F.S. |
| Full Scale Error | BPAE | Figure 5, R3 and R4 $=50 \Omega$ Fixed | - | $\pm 0.85$ | \% of F.S. |
| Differential Nonlinearity | DLE | Monotonicity Guaranteed | - | $\pm 1.0$ | LSB |
| Accuracy | ILE | Error Relative to Full Scale | - | $\pm 1.0$ | LSB |

NOTES:

1. This parameter is an applied condition of test.

TABLE 5. BI DELTA PARAMETERS $\left( \pm 25^{\circ} \mathrm{C}\right)$

| PARAMETER | DELTA LIMIT |
| :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | $\pm 1.18 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{EE}}$ | $\pm 1.45 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {OUT1 }}$ | $\pm 240 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\text {OUT } 2}$ | $\pm 240 \mu \mathrm{~A}$ |
| VOS | $\pm 0.02 \%$ |
| AE | $\pm 0.15 \%$ |
| BPOE | $\pm 0.10 \%$ |
| BPZE | $\pm 0.10 \%$ |
| $\mathrm{I}_{\mathrm{IL}}$ | $\pm 1.0 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $\pm 40 \mathrm{nA}$ |

## Burn-In Bias Circuit



NOTES:
D1 = D2 = D3 = IN4002 or Equivalent
F0 to F11: $\quad \mathrm{VIH}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
$\mathrm{VIL}=0.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
F0 $=100 \mathrm{kHz} \pm 10 \%$ ( $50 \%$ Duty Cycle)
$\mathrm{F} 1=\mathrm{F} 0 / 2 \quad \mathrm{~F} 7=\mathrm{F} / \mathrm{F}^{2} 128$
$F 2=F 0 / 4 \quad F 8=F 0 / 256$
$F 3=F 0 / 8 \quad F 9=F 0 / 512$
$F 4=F 0 / 16 \quad F 10=F 0 / 1024$
$F 5=F 0 / 32 \quad F 11=F 0 / 2048$
F6 $=\mathrm{F} 0 / 64$

Radiation Bias Circuit


NOTE:
Power Supply Levels are $\pm 0.5 \mathrm{~V}$

## Definitions of Specifications

## Digital Inputs

The HS-565ARH accepts digital input codes in binary format and may be user connected for any one of three binary codes. Straight binary, Two's Complement (see note below), or Offset Binary, (See Operating Instructions).

| DIGITAL INPUT | ANALOG OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
| MSPU . LSB | STRAIGHT BINARY | OFFSET BINARY | (NOTE) TWO'S COMPLEMENT |
| 000 . . 000 | Zero | -FS (Full Scale) | Zero |
| 100 . . 000 | 0.50 FS | Zero | -FS |
| 111... 111 | +FS - 1LSB | +FS - 1LSB | Zero-1LSB |
| 011... 111 | 0.50 FS - 1LSB | Zero-1LSB | +FS - 1LSB |

NOTE: Invert MSB with external inverter to obtain Two's
Complement Coding

## Accuracy

Nonlinearity - Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line transfer curve drawn between zero (all bits OFF) and full scale (all bits ON).
Differential Nonlinearity - For a D/A converter, it is the difference between the actual output voltage change and the
ideal (1 LSB) voltage change for a one bit change in code. A Differential Nonlinearity of $\pm 1$ LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input.

## Settling Time

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full scale or major carry transition, settling to within 0.50 LSB of final value.

## Drift

Gain Drift - The change in full scale analog output over the specified temperature range expressed in parts per million of full scale range per ${ }^{\circ} \mathrm{C}$ ( ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ). Gain error is measured with respect to $+25^{\circ} \mathrm{C}$ at high (TH) and low (TL) temperatures. Gain drift is calculated for both high ( $\mathrm{TH}-25^{\circ} \mathrm{C}$ ) and low ranges $\left(+25^{\circ} \mathrm{C}-\mathrm{TL}\right)$ by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst case drift.
Offset Drift - The change in analog output with all bits OFF over the specified temperature range expressed in parts per million of full scale range per ${ }^{\circ} \mathrm{C}$ (ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ). Offset error is measured with respect to $+25^{\circ} \mathrm{C}$ at high (TH) and low (TL) temperatures. Offset drift is calculated for both high ( $\mathrm{TH}-25^{\circ} \mathrm{C}$ ) and low $\left(+25^{\circ} \mathrm{C}-\mathrm{TL}\right)$ ranges by dividing the offset error by the
respective change in temperature. The specification given is the larger of the two, representing worst case drift.

## Power Supply Sensitivity

Power Supply Sensitivity is a measure of the change in gain and offset of the D/A converter resulting from a change in -15V or +15 V supplies. It is specified under DC conditions and expressed as parts per million of full scale range per percent of change in power supply ( ppm of FSR/\%).

## Compliance

Compliance Voltage is the maximum output voltage range that can be tolerated and still maintain its specified accuracy. Compliance Limit implies functional operation only and makes no claims to accuracy.

## Glitch

A glitch on the output of a D/A converter is a transient spike resulting from unequal internal ON-OFF switching times. Worst case glitches usually occur at half scale or the major carry code transition from 011 . . 1 to 100 . . 0 or vice versa. For example, if turn ON is greater than turn OFF for $011 \ldots 1$ to $100 \ldots 0$, an intermediate state of $000 \ldots 0$ exists, such that, the output momentarily glitches toward zero output. Matched switching times and fast switching will reduce glitches considerably.

## Applying the HS-565ARH

## OP AMP Selection

The HS-565ARH's current output may be converted to voltage using the standard connections shown in Figures 3 and 4. The choice of operational amplifier should be reviewed for each application, since a significant trade-off may be made between speed and accuracy. Remember settling time for the DAC-amplifier combination is
$\sqrt{\left(t_{D}\right)^{2}+(t A)^{2}}$
where $t_{D}, t_{A}$ are settling times for the DAC and amplifier.


FIGURE 3. UNIPOLAR VOLTAGE OUTPUT

## No Trim Operation

The HS-565ARH will perform as specified without calibration adjustments. To operate without calibration, substitute $50 \Omega$ resistors for the $100 \Omega$ trimming potentiometers: In Figure 3 replace R2 with $50 \Omega$; also remove the network on pin 8 and connect $50 \Omega$ to ground. For bipolar operation in Figure 4, replace R3 and R4 with $50 \Omega$ resistors.
With these changes, performance is guaranteed as shown under Specifications, "External Adjustments". Typical unipolar zero will be $\pm 0.50$ LSB plus the op amp offset.

The feedback capacitor $C$ must be selected to minimize settling time.


FIGURE 4. BIPOLAR VOLTAGE OUTPUT

## Calibration

Calibration provides the maximum accuracy from a converter by adjusting its gain and offset errors to zero, For the HS-565ARH, these adjustments are similar whether the current output is used, or whether an external op amp is added to convert this current to a voltage. Refer to Table 7 for the voltage output case, along with Figure 3 or 4.
Calibration is a two step process for each of the five output ranges shown in Table 7. First adjust the negative full scale (zero for unipolar ranges). This is an offset adjust which translates the output characteristic, i.e. affects each code by the same amount.

Next adjust positive FS. This is a gain error adjustment, which rotates the output characteristic about the negative FS value.

For the bipolar ranges, this approach leaves an error at the zero code, whose maximum values is the same as for integral nonlinearity error. In general, only two values of output may be calibrated exactly; all others must tolerate some error. Choosing the extreme end points (plus and minus full scale) minimizes this distributed error for all other codes.

## Settling Time

This is a challenging measurement, in which the result depends on the method chosen, the precision and quality of test equipment and the operating configuration of the DAC (test conditions). As a result, the different techniques in use by converter manufacturers can lead to consistently different results. An engineer should understand the advantage and limitations of a given test methods before using the specified settling time as a basis for design.
The approach used for several years at Harris calls for a strobed comparator to sense final perturbations of the DAC output waveform. This gives the LSB a reasonable magnitude $(814 \mathrm{mV}$ for the HS-565ARH, which provides the comparator with enough overdrive to establish an accurate $\pm 0.50$ LSB window about the final settled value. Also, the required test conditions simulate the DACs environment for a common application - use in a successive approximation A/ D converter. Considerable experience has shown this to be a reliable and repeatable way to measure settling time.

The usual specification is based on a 10 V step, produced by simultaneously switching all bits from off-to-on (tON) or on-to-off (tOFF). The slower of the two cases is specified, as measured from $50 \%$ of the digital input transition to the final entry within a window of 0.50 LSB about the settled value. Four measurements characterize a given type of DAC:
(a) tON, to final value +0.50 LSB
(b) tON, to final value -0.50 LSB
(c) tOFF, to final value +0.50 LSB
(d) OFF, to final value -0.50 LSB
(Cases (b) and (c) may be eliminated unless the overshoot exceeds 0.50 LSB). For example, refer to Figures 5A and5B for the measurement of case (d).

## Procedure

As shown in Figure 5B, settling time equals $t X$ plus the comparator delay ( $\mathrm{tD}=15 \mathrm{~ns}$ ). To measure tX ,

- Adjust the delay on generator number 2 for a tX of several microseconds. This assures that the DAC output has settled to its final wave.
- Switch on the LSB $(+5 \mathrm{~V})$
- Adjust the VLSB supply for $50 \%$ triggering at COMPARATOR OUT. This is indicated by traces of equal brightness on the oscilloscope display as shown in Figure 5B. Note DVM reading.
- Switch to LSB to Pulse (P)
- Readjust the VLSB supply for $50 \%$ triggering as before, and note DVM reading. One LSB equals one tenth the difference in the DVM readings noted above.
- Adjust the VLSB supply to reduce the DVM reading by 5 LSBs (DVM reads 10X, so this sets the comparator to sense the final settled value minus 0.50 LSB). Comparator output disappears.
- Reduce generator number 2 delay until comparator output reappears, and adjust for "equal brightness".
- Measure tX from scope as shown in Figure 5B. Settling time equals $t X+t D$, i.e. $t X+15 n s$.

TABLE 7. OPERATING MODES AND CALIBRATION

| MODE | CIRCUIT CONNECTIONS |  |  |  | CALIBRATION |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OUTPUT RANGE | $\begin{gathered} \hline \text { PIN } 10 \\ \text { TO } \end{gathered}$ | $\begin{aligned} & \text { PIN } 11 \\ & \text { TO } \end{aligned}$ | RESISTOR <br> (R) | APPLY INPUT CODE | ADJUST | TO SET VO |
| Unipolar (See Figure 3) | 0 to +10V | VO | Pin 10 | 1.43K | All 0's All 1's | $\begin{aligned} & \hline \text { R1 } \\ & \text { R2 } \end{aligned}$ | $\begin{gathered} 0 \mathrm{~V} \\ +9.99756 \mathrm{~V} \end{gathered}$ |
|  | 0 to +5V | Vo | Pin 9 | 1.1K | All 0's All 1's | $\begin{aligned} & \mathrm{R} 1 \\ & \text { R2 } \end{aligned}$ | $\begin{gathered} \hline 0 \mathrm{~V} \\ +4.99878 \mathrm{~V} \end{gathered}$ |
| Bipolar (See Figure 4) | $\pm 10 \mathrm{~V}$ | NC | VO | 1.69 K | All 0's All 1's | $\begin{aligned} & \text { R3 } \\ & \text { R4 } \end{aligned}$ | $\begin{gathered} -10 \mathrm{~V} \\ +9.99512 \mathrm{~V} \end{gathered}$ |
|  | $\pm 5 \mathrm{~V}$ | Vo | Pin 10 | 1.43K | All 0's All 1's | $\begin{aligned} & \hline \text { R3 } \\ & \text { R4 } \end{aligned}$ | $\begin{gathered} -5 \mathrm{~V} \\ +4.99756 \mathrm{~V} \end{gathered}$ |
|  | $\pm 2.5 \mathrm{~V}$ | VO | Pin 9 | 1.1K | All 0's All 1's | $\begin{aligned} & \text { R3 } \\ & \text { R4 } \end{aligned}$ | $\begin{gathered} -2.5 \mathrm{~V} \\ +2.49878 \mathrm{~V} \end{gathered}$ |



FIGURE 5A.

## Other Considerations

## Grounds

The HS-565ARH has two ground terminals, pin 5 (REF GND) and pin 12 (PWR GND). These should not be tied together near the package unless that point is also the system signal ground to which all returns are connected. (If such a point exists, then separate paths are required to pins 5 and 12).

The current through pin 5 is near zero DC (Note); but pin 12 carries up to 1.75 mA of code - dependent current from bits 1,2 , and 3 . The general rule is to connect pin 5 directly to the system "quiet" point, usually called signal or analog ground. Connect pin 12 to the local digital or power ground. Then, of course, a single path must connect the analog/ signal and digital/power grounds.

NOTE: Current cancellation is a two step process within the HS565ARH in which code dependent variations are eliminated, the resulting DC current is supplied internally. First an auxiliary 9-bit R-2R ladder is driven by the complement of the DACs input code. Together, the main and auxiliary ladders draw a continuous 2.25 mA from the internal ground node, regardless of input code. Part of the DC current is supplied by the zener voltage reference, and the remainder is sourced from the positive supply via a current mirror which is laser trimmed for zero current through the external terminal (pin 5).


FIGURE 5B.

## Layout

Connections to pin 9 (IOUT) on the HS-565ARH are most critical for high speed performance. Output capacitance of the DAC is only 20pF, so a small change of additional capacitance may alter the op amp's stability and affect settling time. Connections to pin 9 should be short and few. Component leads should be short on the side connecting to pin 9 (as for feedback capacitor C). See the Settling Time section.

## Bypass Capacitors

Power supply bypass capacitors on the op amp will serve the HS-565ARH also. If no op amp is used, a $0.01 \mu \mathrm{~F}$ ceramic capacitor from each supply terminal to pin 12 is sufficient, since supply current variations are small.

## Die Characteristics

Transistor Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200
Die Size . . . . . . . . . . . . . . . . . . . . . . . . 179 mils x 107 mils
Tie Substrate to . . . . . . . . . . . . . . . . . . . . Reference Ground
Process. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Bipolar - DI

## Die Characteristics

DIE DIMENSIONS:
179 mils $\times 107$ mils $\times 19$ mils
METALLIZATION:
Type: Al/Copper
Thickness: 16k $\AA$ ²k $\AA$
GLASSIVATION:
Type: $\mathrm{SiO}_{2}$
Thickness: $8 \mathrm{k} \AA \pm 1 \mathrm{k} \AA$

WORST CASE CURRENT DENSITY:
$2.0 \times 10^{5} \mathrm{~A} / \mathrm{cm}^{2}$

Metallization Mask Layout


This datasheet has been downloaded from: www.DatasheetCatalog.com

Datasheets for electronic components.

